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1 NTRODUCI'ION 
The National Aeronautics and Space Adminstration Communications (NASCOM) Network 
provides ope ra t iona l  communication channels  and f a c i l i t i e s  t o  t ransmi t  miss ion- re la ted  
information used i n  t h e  support  of NASA programs and p ro jec t s .  The NASCOM Network pro- 
v ides  real- t i m e  c o k u n i c a t i o n  s e r v i c e s  between a l l  NASA launch c e n t e r s ,  mission c o n t r o l  
c e n t e r s ,  computation c e n t e r s ,  and domestic and overseas  satel l i te  t r ack ing  stations. 
These s e r v i c e s  are used pr imar i ly  f o r  real-time command and con t ro l  of spacecraf t .  
The NASCOM Network is  arranged i n  a "star" conf igu ra t ion  with a l l  overseas  s e r v i c e s  
and a major i ty  of t h e  domestic s-ervices "hubbing" o f f  t h e  primary communications switching 
c e n t e r  a t  t h e  Goddard Space F l i g h t  Center i n  Greenbel t ,  Maryland. The management and 
c o n t r o l  of a l l  ope ra t iona l  Te le type ,  vo ice ,  and high speed d a t a  ground communications 
systems are u n i f i e d  i n  t h e  NASCOM Network f o r  t h e  support  of t h e  S a t e l l i t e  Tracking and 
Data Acquisi t ion Network (STADAN),  t h e  Deep Space Network (DSN) and t h e  Manned Space 
F l i g h t  Network (MSFN). 
c e n t e r s  provide support  f o r  unmanned s c i e n t i f i c  satellites which o r b i t  i n  space between 
These t h r e e  networks of t r ack ing  s t a t i o n s  and a s soc ia t ed  con t ro l  
t h e  e a r t h  and t h e  moon, unmanned s c i e n t i f i c  satell i tes performing missions t o  o ther  
p lane tary  bodies i n  our  solar system, and manned space f l i g h t s .  
With t h e  ever  i nc reas ing  frequency and du ra t ion  of missions,  t h e  a v a i l a b i l i t y  of 
t h e  high speed data ground communication system of 600, 1200, and 2400 b i t  per  second 
synchronous d a t a  must be maximized i n  order  to  a s s u r e  cont inuomopera t iona l  mission sup- 
port. A v a i l a b i l i t y  is defined as t h e  p r o b a b i l i t y  t h a t  t h e  NASCOM Network i s  ope ra t iona l  
any a r b i t r a r i l y  se l ec t ed  time. The c a p a b i l i t y  of monitoring t h e  performance of t h e  
-h igh  speed d a t a  c i rcui ts  is ins t rumenta l  i n  a s su r ing  t h i s  maximum system a v a i l a b i l i t y .  




The equipment engineering design of t h e  DQM, which i s  based on the  process of 
&arching f o r ,  v e r i f y i n g  and locking on a per iodic  f ixed  p a t t e r n  contained i n  t h e  i n -  
cqming d a t a  and then de tec t ing  b i t  errors i n  t h e  p a t t e r n ,  i s  not a new technique. How- 
ever ,  t h e  app l i ca t ion  of t h i s  technique t o  poin t - to-poin t  d a t a  communicatioc service 
f o r  de t ec t ing  errors i s  unique. I t  i s  poss ib le  t o  apply t h i s  technique t o  t h e  NASCOM 
network because t h e  opera t iona l  d a t a  t ransmi t ted  i s  formatted i n t o  d a t a  frames whieh con- 
t a i n  a f ixed  and per iodic  p a t t e r n  for u s e  i n  obta in ing  and r e t a i n i n g  frame synchronization 
for t h e  computers. 
Switching System (ADSS) high speed d a t a  format which i s  shown i n  Figure 1. 
An example of formatted opera t iona l  d a t a  i s  the  NASCOM Automatic Data 
The frame 
synchronization words are t h e  two octal 7106 words which are always a f f ixed  t o  all da ta  
frames as a header. The rest of the frame v a r i e s  from one frame t o  t h e  next and can not 
be used f o r  t h e  purpose of de t ec t ing  e r ro r s .  Th i s  format i s  r ep resen ta t ive  of da t a  formats 
used i n  t h e  NASCOM high  speed d a t a  netwdrk. 
Th i s  d i g i t a l  da t a  p a t t e r n  containing a known and per iodic  p a t t e r n  i s  ava i l ab le  f o r  
monitoring at  t h e  t ransmi t  or r e c e i v e  ends and a t  the  d a t a  regenerat ion s t a t i o n s  of t h e  
communications c i r cu i t .  If degradation of t h e  d a t a  occurs ,  t h e  source of t h i s  degradation 
can be e a s i l y  i s o l a t e d  and t h e  degraded c i rcu i t  segment can be replaced t o  make t h e  c i r -  
c u i  t good . 
EQUIPMENT DESCRIJTION 
Normal Operation Functional Block Analysis - I n  normal operat ion t h e  DQM can be pro- 
gramed t o  d e t e c t  errors i n  any of fou r  predetermined por t ions  of t h e  d a t a  block. 
These predetermined por t ions  and t h e  assoc ia ted  de tec ted  e r r o r s  are (1) b i t  e r r o r s  
i n  t h e  frame (block) synchronizat ion words (FSW's), ( 2 )  even b i t  p a r i t y  e r r o r s  i n  
d a t a  words, ( 3 )  odd b i t  p a r i t y  errors i n  d a t a  words and ( 4 )  d a t a  word format e r r o r s  











INTER C.t? HIGH SPEED DATA FORMAT 
I I I 0 0  I 0 0 0  I I 0 
I I I 0 0  1 0 0 0  I I 0 
I I I I I I I I I I 1 
DESTINATION CODE SOURCE CODE 
I I I I I I I I I I I 
I I I I I 1 I I 1 I I 
I I I I I I I I I I 1 
I I f I I I I I 1 I I 
I I I I I I I I 
0 0 0  
I I I I ERROR I I 
1 I I I CODING I I I .  I I 
CONTROL 
1 I I I I I 










BASIC HIGH SPEED DATA FORMAT 
I I I 0 0  i 0 0 0  I I 0 
I I I 0 0  I 0 0 0  I I 0 
DESTINATION CODE SOURCECODE 
I I I 1 I I I I I I I 
I I I I I I I I I I 
I I I I I I I I 1 I 
DESTINATION CODE 
I I I I I I DATA FORMAT CONT'D I 
I I I I I I I I I I I 
I I I I I I I I I I I 
I I I I I I 1 I I I I 
Nfh WORD 
I I I I I I I I I I I 
END OF 4 BLOCK 
START 
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' The fol lowing func t iona l  blocks of t h e  DQM comprise t h e  e n t i r e  l o g i c  c i r c u i t r y  
necessary to detect t h e  descr ibed  errors above. 
func t iona l  block diagram of t h e  DQM. 
opera t iona l  program plug and t h e  DQM i n t e r n a l  view, respec t ive ly .  
F igure  2 and Figure  3 show t h e  
F igure  4 and Figure 5 show t h e  DQM with 
. .  
Power Supply - The power supply ope ra t e s  on 119230 v o l t s ,  50/60 Hz power and 
provides t h e  e i g h t  M: vo l t ages  r equ i r ed  by t h e  DQM c i r c u i t r y .  
Inpu t  I n t e r f a c e  and Display - Ei the r  f r o n t  panel o r  rear panel connections pro- 
v ide  t h e  inpu t  i n t e r f a c e  with c lock  and d a t a  inputs .  
i npu t  i n t e r f a c e  c i r c u i t s  are i d e n t i c a l  and program connect ions are used t o  adapt  
The clock inpu t  and d a t a  
t h e  inpu t  i n t e r f a c e  f o r  e i t h e r  po la r  o r  nega t ive  n e u t r a l  inputs .  Each i n t e r f a c e  
c i rcu i t  accep t s  e i t h e r  t h e  polar  or negat ive  n e u t r a l  input  sigrr'al, decides  whether 
t h e  s i g n a l  i s  a l o g i c a l  1 or a l o g i c a l  0 ,  r egene ra t e s  t he  s i g n a l ,  and provides t h e  
regenerated s i g n a l  and i t s  complement (of both d a t a  and clock)  as outputs .  
A f r o n t  panel switch selFcts e i t h e r  d a t a  o r  i t s  complement t o  inpu t  t h e  d a t a  reg-  
ister. 
genera tor  ist a programable parameter. 
period as beginning at t h e  nega t ive  going t r a n s i t i o n  of t h e  b i t  clock. 
* 
The s e l e c t i o n  of c lock or i t s  complement t o  input  t h e  c lock  phase and p u l s e  
Se lec t ion  of c lock inpu t  de f ines  t h e  b i t  
Se l ec t ion  
of i t s  complement inpu t  d e f i n e s  t h e  b i t  per iod as beginning a t  t h e  p o s i t i v e  going 
t r a n s i s t i o n  of t h e  b i t  c lock.  
t h e  input  d a t a  t o  t h e  d a t a  r e g i s t e r .  
Front panel i n d i c a t o r s  d i sp l ay  t h e  l o g i c  l e v e l  of 
Clock Phase and Pulse  Generator - The regenerated c lock  o r  i ts  complement i s  t h e  
only inpu t  t o  t h i s  c i rcu i t 'd  
generator  develops t h e  fol lowing oufputs  which are used by t h e  DQM as bas i c  t i m e  
From t h i s  regenerated inpu t  t h e  c lock  phase and pu l se  
/ I  
re ferences  . 
a. 
\ 
A f u r t h e r  regenerated c lock  and i ts  complement. 
b. A pu l se  a t  the  nega t ive  going t r a n s i t i o n  of t h e  regenerated c lock ,  and 
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c. A p u l s e  k t  t h e  p o s i t i v e  going t r a n s i t i o n  of t h e  regenera ted  c lock ,  and 
another  pu lse  delayed from t h i s  pu l se  by twice t h e  du ra t ion  of t h i s  pulse.  
Data Reg -ister - The d a t a  r e g i s t e r  is a 31, 'b i t  s h i f t  r e g i s t e r  i n t o  which t h e  regen- 
e r a t e d  d a t a  i s  s e r i a l l y  s h i f t e d  a t  a rate equal  to  t h e  inpu t  clock. 
parallel ou tpu t s  r ep resen t ing  t h e  set and reset ou tpu t s  of t h e  32 s t a g e s  are pro- 
- S i x t y  four  
! 
vided t o  t h e  program plug. 
as i npu t s  t o  t h e  DQM's t h r e e  pas s ive  comparators. 
These ou tpu t s  are provided through a pre-wired program 
Although t h e  p a r a l l e l  output  
s i g n a l s  are coupled t o  pass ive  comparators, they are not necessa r i ly  u t i l i z e d  un- 
til o the r  d g i c  and t iming condi t ions  are m e t .  The serial output  of t h e  d a t a  reg-  
ister is app l i ed  t o  an output  i n t e r f a c e  where i t  is  amplif ied and provided as the 
. 
p a t t e r n  output .  
Passive Frame Sync Word Comparator - When t h e  mode sequence l o g i c  reset pushbutton 
is momentarily depressed, t h e  app l i ed  ground f o r c e s  t h i s  l og ic  t o  t h e  search  mode. 
The mode sequence log ic  i n  t u r n  provides a sea rch  command t o  t h e  pas s ive  quasi-analog 
FSW comparator. The comparator now looks cont inuously a t  t h e  programmed stages.@f 
* '  
t h e  d a t a  r e g i s t e r .  
i 
When a t r u e  FSW is s e r i a l l y  s h i f t e d  i n t o  these  programmed s t ages ,  t h e  p a r a l l e l  ou t -  
pu t s  t o  t h e  comparator are a l l  l o g i c a l  1's. The comparator recognizes  these  l o g i c a l  
Q 
1's as the  i n i t i a l  FSW de tec t ion ,  , Since  a small degradat ion of d a t a  would prevent 
t h i s  i n i t i a l  recogni t ion ,  t h e  comparator can a l low a programmed number of s h i f t  reg- 
siter ou tpu t s  t o  be i n  e r ro r .  As long as the number of to le r ' ab le  b i t s  i n  e r r o r  meets 
or exceeds t h e  a c t u a l  erkors, i n i t i a l  r ecogn i t ion  i s  made which f o r c e s  t h e  mode se- 
quence l o g i c  to  t h e  v e r i f y  mode. . Detect ion of t h e  i n i t i a l  FSW a l s o  resets t h e  FSW 
clock and frame counter.  
From t h e  time of t h e  i n i t i a l  FSW recogni t ion  u n t i l  t h e  next FSW t i m e ,  no comparison 
is made. When t h e  FSW clock indicates t h a t  it i s  time f o r  another  FSW t o  be i n  t h e  
c 
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cor rec t  s t ages  of t h e  d a t a  register and t h e  mode sequence log ic  provides a v e r i f y  
command, a comparison i s  made. If t h e  number of t o l e r a b l e  b i t s  i n  e r r o r  meets o r  
exceeds t h e  actual e r r o r s ,  a l eg i t ima te  FSW is detected.  However, should t h e  a c t u a l  
e r r o r s  be g r e a t e r  than t h e  programed amount, a de tec t ion  is not made, and t h e  
mode sequence log ic  automatical ly  c y c l e s  operat ion back t o  t h e  search  mode. 
When a predetermined number of l eg i t ima te  FSW's have been de tec ted ,  mode sequence 
log ic  automatical ly  initiates the lock mode. While i n  t h e  lock mode, t h e  pass ive  
FSW comparator i s  no longer used for comparison purposes. 
Dump Logic - The dump log ic  i s  enabled only during t h e  lock mode and i s  ac t iva t ed  
by t h e  FSW clock. Just  p r i o r  t o  t h e  an t i c ipa t ed  ( v i a  program connections) a r r i v a l  
of t h e  f i r s t  b i t  of t h e  FSW i n t o  t h e  d a t a  r e g i s t e r ,  t h e  programmed FSW i s  s to red  
i n  t h e  r e g i s t e r .  Th i s  i s  accomplished because, due t o  program connections t o  t h e  
d a t a  r e g i s t e r ,  t h e  pass ive  FSW comparator conta ins  a n  inherent  memory of t he  pro- 
grammed FSW. Previously t h e  c o r r e c t  FSW i n  t h e  d a t a  r e g i s t e r  caused t h e  p a r a l l e l  
i npu t s  t o  t h e  comparator t o  be all l o g i c a l  1's. By fo rc ing  a l l  of t hese  parallel 
program l i n e s  t o  l o g i c a l  1'8,  t h e  programmed FSW i s  dumped i n t o  t h e  d a t a  r e g i s t e r .  
Active Frame Sync Word Comparator - The active FSW comparator i s  enabled only during 
h 
t h e  lock mode and i s  a c t i v a t e d  by t h e  FSW clock. The programmed FSW i s  dumped i n t o  
t h e  d a t a  r e g i s t e r  j u s t  p r i o r  t o  t h e  actual FSW being s h i f t e d  serially i n t o  t h e  d a t a  
r e g i s t e r .  
s t a g e  of t h e  d a t a  register; t h e  f i r s t  b i t  of t h e  programmed FSW appears as t h e  out -  
As t h e  f i r s t  b i t  of t h e  received FSW appears as t h e  input  t o  t h e  f i r s t  
a 
. 
put of t h e  last stage of t h e  d a t a  r e g t s t e r ,  and both f i r s t  b i t  s i g n a l s  are provided 
t o  t h e  a c t i v e  FSW comparator. 
Ths i  comparator, an exclusive OR l og ic  c i r c u i t ,  compares these  two f i r s t  bits, as 
w e l l  as t h e  cont inuing FSW b i t s ,  and d e t e c t s  ind iv idua l  b i t  e r r o r s .  
pu lse  generated i s  provided t o  t h e  d isp lay  log ic  by a program connection. 
T,he b i t  e r r o r  





e r r o r  pu l se  is also provided t o  an  output  i n t e r f a c e  where i t  i s  amplifed t o  appear 
as t h e  b i t  e r r o r  output.  
The FSW comparator also genera tes  an i n t e r n a l  error to l e rance  exceeded s i g n a l  when 
the  FSW b i t  errors exceed t h e  programmed to l e rance .  When t h e  programmed number of 
consecut ively i n c o r r e c t  FSW's have been de tec ted  (each i n c o r r e c t  FSW being i n d i -  
ca t ed  by t h e  e r r o r  t o l e rance  exceeded s i g n a l ) ,  an e r r o r  rate exceeded s i g n a l  i s  de- 
veloped which f o r c e s  the mode sequence l o g i c  back t o  t h e  search mode. 
t o l e r a b l e  and i n c o r r e c t  FSW's may occur and opera t ion  remains i n  t h e  1ock.mode. 
Only when consecut ive  i n c o r r e c t  FSW's de t ec t ed  exceed t h e  programmed to l e rance  does 
Thus, a l t e r n a t e  
t h e  DQM opera t ion  c y c l e  from t h e  lock  t o  t h e  search  mode. 
Frame Sync Word Clock and Frame Counter The FSW clock and frame counter  i s  i n h i -  
b i t e d  u n t i l  an i n i t i a l  FSW i s  de tec ted .  The counter  i s  enabled during t h e  v e r i f y  
and lock modes and counts t o t a l  b i t s  t o  t h e  beginning of t h e  FSW and t o t a l  b i t s  t o  
t h e  end of t he  FSW, The g a t e  developed from these  t w o  func t ions  r ep resen t s  t he  t i m e  
dur ing which t h e  FSW begins t o  e n t e r  t h e  d a t a  r e g i s t e r  u n t i l  t h e  t i m e  i t  starts t o  
e x i t  t h e  r e g i s t e r .  
t h e  t i m e  t h e  programmed FSW is dumped i n t o  t h e  r e g i s t e r .  
t h e  FSW e x i t  from t h e  r e g i s t e r  i s  t h e  t i m e  t h e  e n t i r e  FSW i s  s t o r e d  i n  t he  r e g i s t e r  
and a pass ive  FSW comparison i s  made. 
The t i m e  j u s t  p r i o r  t o  t h e  FSW entrance i n t o  t h e  r e g i s t e r  i s  
The time j u s t  p r i o r  t o  
The e n t i r e  t i m e  between t h e  two func t ions  
i s  t h e  t i m e  a c t i v e  FSW comparisons are made. 
The FSW clock  and frame counter also provide t h e  fol lowing funct ions:  
a. 
b, 
End of frame reset to t h e  word clock and word length  counter .  
An i n h i b i t  signal for  var ious  e r r o r  counts  and t o t a l  counts.  
c. T o t a l  b i t  count of al l  FSW b i t s  checked by t h e  active FSW comparator. This 
t o t a l  b i t  count i s  provided t o  t h e  error count per iod l o g i c  by a program 
connection. T h i s  count i s  a l s o  provided t o  an output  i n t e r f a c e  where i t  
i s  ampl i f ied  t o  appear as t h e  b i t  t o t a l  count  output .  I 
_ _  
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I t ; x d  Clock and Word Length Counter - The word clock and word length  counter  counts 
m l y  during t h e  lock mode, It is  i n h i b i t e d  by an end of frame word (EOFW) de- 
. t e c t i o n  and i s  reset at  t h e  end of frame t i m e .  
used t o  t i m e  b i t  p a r i t y  and word format checks. 
The output  word clock s igna l  i s  
Two o the r  ou tputs  are designated 
t o t a l  word count mode 1 and to ta l  word count mode 2. The mode 1 word count i s  a 
count of a l l  words or a count of a l l  words except FS,W's ( s e l e c t i o n  i s  programable). 
The mode 2 word count i s  a count of a l l  words except the  FSW and t h e  EOFW. 
output  may be s e l e c t e d  by program as the inpu t  t o  t h e  error count per iod log ic .  
The total  word count s i g n a l  is also provided to  an output  i n t e r f a c e  where i t  i s  
amplified t o  appear as t h e  word total  count output .  
E i ther  
I. 
i 
Passive End of Frame Word Conrtlarator - T h i s  comparator i s  t h e  same type (quasi-  
analog) as the pass ive  FSW comparator, except t h a t  i t  performs no dump funct ion  and 
opera tes  at  a l l  times. Through program connections i t  i s  connected t o  e i t h e r  t h e  
set or reset output  of se l ec t ed  s t ages  of the d a t a  r e g i s t e r .  
when a l l  or a t o l e r a b l e  number of t h e  s t age  outputs  are l o g i c a l  1 ' s .  
It d e t e c t s  an EOFW 
Upon de tec t ion ,  
the mode sequence log ic  i s  forced t o  the search  mode, and word format checks and 
total  word counts  are inh ib i t ed .  
c 
Active B i t  P a r i t y  Detector - The a c t i v e  b i t  p a r i t y  de t ec to r  i s  e s s e n t i a l l y  a f l i p -  
f l o p  which changes state f o r  every input  d a t a  l o g i c a l  1. By enabling t h e  de t ec t ion  
during t h e  lock mode, and r e s e t t i n g  t h e  f l i p - f l o p  by t h e  word cfock a t  t h e  end of 
h: 
t h e  word t i m e ,  the set and reset outputs  are complementary and r ep resen t  e i t h e r  an 
~ even p a r i t y  o r  an odd pa r i ty .  E i t h e r  even p a r i t y  or odd p a r i t y  checks may be pro- , 
grammed. 
The b i t  p a r i t y  error output  r ep resen t s  odd or even b i t  p a r i t y  e r r o r s  of a l l  words9 
or of a l l  words except t h e  FSW. 
The b i t  p a r i t y  check of the FSW can be i n h i b i t e d  by a program connection. 




~ mul t ip l e  inpu t  NANS g a t e  c i rcui ts  which are connected by program connections t o  
e i t h e r  t h e  set o r  reset output  of var ious  s t a g e s  of t h e  d a t a  r e g i s t e r .  With t h e  
DQM i n  t h e  lock mode and a d a t a  word (excluding FSW and FOFW) s t o r e d  i n  t h e  d a t a  
r e g i s t e r ,  a comparison between t h i s  word and each of t h e  t h r e e  programmed d a t a  
words i s  made. 
grammed words, a l l  d a t a  r e g i s t e r  s t a g e  outputs  are seen by one of t h e  NAND ga t e s  
When t h e  word i n  t h e  r e g i s t e r  compares exac t ly  t o  one of t h e  pro- 
, l o g i c a l  1's and no word format e r r o r  i s  developed. Only i f  t h e  s t o r e d  d a t a  
word does not  compare t o  at least one of  t h e  t h r e e  programmed words is a word 
e r r o r  developed. 
Mode Sequence Logic - Most of t h e  func t ions  performed by t h i s  l o g i c  have been 
previously descr ibed.  T h i s  l o g i c  c i r c u i t r y  senses  var ious  system parameters, 
determines which mode t h e  DQ! should ope ra t e  i n ,  and provides  var ious  enable and 
i n h i b i t  s i g n a l s  throughout t h e  system. 
The sea rch  mode i s  i n i t i a t e d  by any of t h e  fol lowing condi t ions:  
a. Depressing t h e  reset pushbutton. 
b. 
c. 
d. Detect ing a l eg i t ima te  EOFW. 
Lacking a consecut ive d e t e c t i o n  of a l e g i t i m a t e  FSW i n  t h e  v e r i f y  mode. 
Exceeding t h e  t o l e r a b l e  FSW e r r o r  rate i n  t h e  lock mode. 
The v e r i f y  mode is i n i t i a t e d  by t h e  f i r s t  d e t e c t i o n  of a l e g i t i m a t e  FSW. 
lock mode i s  i n i t i a t e d  by d e t e c t i n g  a programmed number of consecut ive ly  FSW wi th in  
The 
t h e  programmed to l e rance  when iin t h e  v e r i f y  mode. Through program connections t h e  
v e r i f y  mode can be bypassed. The f irst  de tec t ion  of a l eg i t ima te  FSW i n  t h e  search  
mode would au tomat ica l ly  i n i t i a t e  t h e  lock mode. 
Three f r o n t  panel i n d i c a t o r s  i d e n t i f y  t h e  mode i n  which t h e  D@ i s  operat ing.  
, 
! 
Error  Coutn Period Logic . T h i s  l o g i c  i s  enabled during t h e  lock mode and through 
program connect ions counts  e i t h e r  t h e  total b i t s  t h a t  are compared by t h e  a c t i v e  
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. 
FSW comparator or t h e  to ta l  word count. 
are presented as outputs.  
Five count s i g n a l s  (100, 1 K  10K, 100K, 1M) 
Display Logic - This  log ic  counts  e i t h e r  FSW b i t  errors o r  word errors. A t  t h e  
end of a count per iod (determined by which count s i g n a l  from t h e  error count per iod 
Logic inpu t s  t he  d i sp lay  logic) t h e  number of errors counted from t h e  i n i t i a t i o n  of 
t h e  count per iod is  displayed by t h e  d i g i t a l  read-out.  
another count per iod is terminated,  at which t i m e  t h e  t o t a l  number of e r r o r s  counted 
during t h i s  per iod is displayed. 
Th i s  count i s  held u n t i l  
Output I n t e r f a c e  
a. Recording Outputs. 
t h e  lock mode: 
1. B i t  Error  Output. Provides output  connections f o r  b i t  e r r o r s  
The following are a v a i l a b l e  as pulse  outputs  during 
between input  d a t a  FSW and programmed FSW. 
2. Word Error Output. 
(a)  odd o r  even b i t  p a r i t y  errors of a l l  words, (b)  odd o r  even b i t  
p a r i t y  errors of a l l  words except FSW, or (c) d a t a  word format e r r o r s .  
B i t  T o t a l  Count, Each output pu lse  represents  one b i t  of t h e  FSW t h a t  
i s  being checked f o r  v a l i d i t y .  
Provides by program output connection f o r  e i t h e r  
3. 
4. Word Total  Count. 
i s  being checked for v a l i d i t y .  
Each output  pu l se  r ep resen t s  one d a t a  word t h a t  
bo  Data Regis ter  Output. During the search and v e r i f y  modes, t h i s  output 
provides t h e  regenerated input  data.  
represents  t h e  regenerated input  d a t a  except f o r  some d a t a  word b i t s  pre-  
ceding t h e  input  FSW. 
d a t a  word Bits. 
During t h e  lock mode, t h i s  output  
The programmed FSW appears i n  t h e  p lace  of these  
c. Error Count Ind ica to r s .  A b i t  or word error count lamp i n d i c a t e s  which 
type  of error i s  being displayed by the d i g i t a l  read-out,  
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Bogratw5le ," - Parc?..neters - All programable parameters necessary f o r  opera t ion  of t h e  
CC& t o  d e t e c t  b i t  e r r o r s  o r  word e r r o r s  are descr ibed  below. 
P.equired Program Connections 
a, Disable  9 + 11 p a t t e r n  genera tor ,  thus  enabl ing d a t a  t o  be s h i f t e d  i n t o  
t h e  d a t a  r e g i s t e r .  
Enable an a c t i v e  b i t -by -b i t  comparison of t h e  FSW dur ing  lock mode. b. 
C. Enable t h e  programmed FSW t o  be dumped i n t o  t h e  d a t a  r e g i s t e r  only i n  
t h e  lock mode. 
d. Enable e r r o r  count per iod  log ic  only during lock mode. 
e. Reset error count d i sp lay  when opera t ion  cyc le s  t o  search  mode. 
Inpu t  I n t e r f a c e  Program Connections 
a. Data - negat ive neu t r a l  o r  polar.  
b. Clock - negat ive  n e u t r a l  or polar ;  d e f i n e  b i t  per iod t o  begin a t  e i t h e r  
nega t ive  going 01; p o s i t i v e  going t r a n s i t i o n  of b i t  clock. 
Frame Length Program Connections - 1 to  4096 b i t s .  
FSW Program Connections 
a, Lenth - 1 t o  32 b i t s  
b. Configurat ion - any combination of l o g i c a l  1's and l o g i c a l  0's. 
Data Word Program Connections 
a. Length - 1 t o  32 b i t s .  
b. Occurrence - a d e f i n i t e  number of b i t s  a f t e r  t h e  FSW. 
FSW Detect ion Tolerance Program Connection - 0 t o  16 b i t  e r r o r s  tn search  and verify 
modes only,  
EOFW Program Connections 
a. Length - 1 to 32 b i t s .  ' I 
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b. 
c. To le rab le  b i t  e r r o r s  - 0 t o  16 e r ro r s .  
Configuration - any combination of l o g i c a l  1 ' s  and l o g i c a l  0 ' s .  
Mode Cycling Program Connections 
a. Enable operat ion i n  search,  v e r i f y ,  and lock modes, Cyc le s  from v e r i f y  
t o  lock a f t e r  a programmed number of consecut ively c o r r e c t  (wi th in  p r o ,  
grammed to le rance)  FSW's have been detected.  
Enable opera t ion  i n  only search and lock modes. b. Af te r  one l eg i t ima te  FSW 
de tec t ion  i n  t h e  search mode, t h e  lock mode is  automatical ly  i n i t i a t e d .  
Verify Mode Count Program Connection - Number (0 t o  7 )  of consecut ively co r rec t  
(wi th in  FSW de tec t ion  to le rance)  FSW's t h a t  must be de tec ted  before  lock mode i s  
i n i t i a t e d .  
Lock Mode Error  Tolerance Exceeded Program Connection - Number (0 t o  30) of FSW b i t s  
if i n  e r r o r  during t h e  lock mode comparison cause recogni t ion  of an i l l e g i t i m a t e  
FSW. 
Lock Mode Error  Rate Exceeded Program Connection - Number (0 t o  14) of consecut ively 
i l l e g i t i m a t e  FSW's which cause recyc le  t o  search mode. 
B i t  Pa r i ty  Program Connections 
a. Odd b i t  p a r i t y  check. 
b. Even b i t  p a r i t y  check. 
c .  Exclude or inc lude  FSW i n  b i t  p a r i t y  check. 
d. Exclude or inc lude  FSW i n  total  word count. 
Word Format Program Connections 
a. Three word pa t t e rns .  
b. Each word p a t t e r n  1 t o  32 b i t s  i n  length.  
C. Any l o g i c a l  1 and logical 0 conf igura t ion  f o r  each word pa t t e rn .  
-17- 
f';? tput and Display Program Connections 






Provide e i t h e r  (1) b i t  p a r i t y  errors of al l  words o r  a l l  words except FSW, 
or (2)  word format errors to  word er roq  output  jack. 
Provide e i t h e r  (1) total count of a l l  words or a l l  words except FSW, o r  
(2)  total  count of a l l  words except FSW and EOFW to word t o t a l  count ou t -  
put  jack. 
Enable e i t h e r  (1) s i g n a l  to  word error output  jace o r  (2 )  s i g n a l  t o  b i t  
e r r o r  ou tput  j ack  t o  be  displayed by t h e  d i g i t a l  read-out.  
Enable e i t h e r  (1) s i g n a l  t o  word t o t a l  count  output  jack  or (2 )  s i g n a l  t o  
b i t  t o t a l  count output  jack  t o  be used as t h e  inpu t  f o r  t h e  e r r o r  count 
per iod  logic .  
Enable e i t h e r  (1) f r o n t  panel b i t  error count i n d i c a t o r  o r  ( 2 )  f r o n t  panel 
word error count i nd ica to r .  
I n t e r n a l  T e s t  Modes - The DQM con ta ins  fou r  programable i n t e r n a l  test modes which 
are self-checkihg f e a t u r e s  t o  i n d i c a t e  t h e  u n i t ' s  o p e r a b i l i t y .  F igure  6 shows t h e  
s impl i f i ed  test mode block diagram of  t h e  DQM. 
cons iders  an i n t e r n a l l y  generated pseudo-random p a t t e r n  at t h e  inpu t  b i t  c lock rate 
I n  these  fou r  tes t  modes t h e  DQM 
as t h e  i n p u t  data .  T h i s  i n t e r n a l  pseudo-random p a t t e r n  i s  a 2047 b i t  p a t t e r n  which 
i s  generated by an exc lus ive  OR func t ion  of t h e  9 t h  and 11th  s t a g e s  of t h e  data reg-  
ister. 
The remaining po r t ion  of t h e  pseudo-random p a t t e r n  r e p r e s e n t s  s i x t y - f i v e  31 b i t  d a t a  
words. 
A 32 b i t  known conf igu ra t ion  wi th in  t h i s  p a t t e r n  i s  designated as t h e  FSW. 
The pseudo-random p a t t e r n  genera tor  i s  cont inuously enabled by a test pro- 
gram plug, which also provides s e l e c t i o n  of t h e  i n t e r n a l  test modes. Figure 7 *. 
shows t h e  DQM wi th  t h e  test program plug. 
I 
When t h e  DQM i s  i n  any one of t h e  i n t e r n a l  test modes, t h e  u n i t  au tomat ica l ly  cyc le s  
through t h e  sea rch  and v e r i f y  modes u n t i l  t h e  lock mode i s  achieved. 
rdach t h e  lock mode indicates o v e r - a l l  u n i t  o p e r a b i l i t y ,  t o l e r a b l e  FSW de tec t ion  a n d  














































s a t i s f a c t o r y  mode cycl ing.  
t o  be i n s e r t e d  i n  t h e  FSW recogni t ion  c i r c u i t r y ,  and allows s e l e c t i o n  of t o l e r a b l e  
FSW b i t  errors i n  t h e  search  and lock modes. 
The tes t  program plug allows i n t e n t i o n a l  b i t  errors 
The d i g i t a l  read-out  i s  enabled, when lock mode i s  reach,  t o  d i s p l a y  t h e  r e s u l t s  
of any one of t h e  fou r  f u r t h e r  d e s c r i b e d i n t e r n a l  checks. These d i g i t a l  read-outs  
f u r t h e r  i .ndicate  ind iv idua l  c i r c u i t  as w e l l  as over  a l l  u n i t  o p e r a b i l i t y .  
B i t  Mode Check - The FSW of t h e  pseudo-random p a t t e r n  i s  compared by t h e  a c t i v e  
FSW comparatoron a b i t -by -b i t  b a s i s  t o  t h e  inve r se  of t h e  32 b i t s  preceding the  
FSW. F i f t e e n  b i t  errors ex is t  i n  t h i s  comparison. A s p e c i f i c  number of e r r o r s  
should be ind ica t ed  by t h e  d i g i t a l  read-out  when a11 b i t  comparison l o g i c  i s  func- 
t i on ing  properly.  During a l l  i n t e r n a l  tes t  modes, t h e  b i t  errror output  r ep resen t s  
these b i t  errors. 
Word Mode 1 Check - I n  t h i s  test mode t h e  a c t i v e  b i t  p a r i t y  d e t e c t o r  i s  programmed 
f o r  a n  odd b i t  p a r i t y  check. 
an odd p a r i t y .  
p a r i t y  errors (even b i t  p a r i t y ) .  
be ind ica ted  by t h e  d i g i t a l  read-out when a l l  p a r i t y  error d e t e c t i o n  l o g i c  i s  func 
t i on ing  properly.  
Each pseudo-random p a t t e r n  d a t a  word Bs checked f o r  
The f i r s t  100 pseudo-random p a t t e r n  d a t a  words con ta in  52 odd b i t  
A s p e c i f i c  number of odd b i t  p a r i t y  errors should 
Word Mode 2 Check - I n  t h i s  test  mode t h e  pas s ive  word format comparator i s  program- 
med f o r  t w o  of t h e  pseudo-random p a t t e r n  d a t a  words. Word format checks are per-.  
formed on t h i s  pa t t e rn ,  Ninety-s ix  word format errors exis t  f o r  t h e  f i r s t  one 
hundred pseudo-random p a t t e r n  d a t a  words. A s p e c i f i c  count i s  ind ica t ed  by t h e  
~ d i g i t a l  r e a d o u t  when a l l  word format d e t e c t i o n  l o g i c  i s  func t ioning  properly.  
- SearchTo Lock Check - - I n  t h i s  test  mode b i t  c lock  i s  provided to t h e  error count 
per iod logic: and t h e  d i s p l a y  log ic .  
of a l l  b i t s  checked from i n t  i n i t i a t i o n  of t h e  sea rch  mode t o  t h e  enabl ing of  t h e  
The d i g i t a l  read-out  d i s p l a y s  t h e  t o t a l  count 
1 
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lock mode, and i n d i c a t e s  that t h e  error count per iod  logic and d i s p l a y  log ic  i s  
funkt ioning properly.  
External  T e s t  ,Mode - I n  t h i s  tes t  mode am input  pseudo-random p a t t e r n  and inpu t  
c lock arequired.  T o  synchronize t h e  i n t e r n a l l y  generated pseudo-random p a t t e r n  with 
t h e  ex te rna l  p a t t e r n ,  t h e  i n t e r n a l  p a t t e r n  genera tor  i s  d isab led  and t h e  ex te rna l  
p a t t e r n  is s h i f t e d  i n t o  t h e  d a t a  r e g i s t e r .  
lock mode, t h e  i n t e r n a l  p a t t e r n  genera tor  i s  enabled. 
ister i s  synchronous with t h e  e x t e r n a l  p a t t e r n ,  i n t e r n a l  p a t t e r n  genera t ion  i s  
When DQM opera t ion  has cycled t o  t h e  
Since t h e  d a t a  i n  the  r e g -  
continued synchronously with t h e  e x t e r n a l  pa t t e rn .  
The ex te rna l  and i n t e r n a l  p a t t e r n s  are appl ied  t o  t h e  a c t i v e  FSW comparator. 
s i g n a l s  which normally i n h i b i t  an active FSW comparison i n  search  and v e r i f y  modes, 
and enable  a comparison only  dur ing  t h e  FSW t i m e  are not  used i n  t h i s  test  mode. 
Thus a continuous b i t - b y - b i t  comparison i s  enabled. 
i error count per iod  logic .  B i t  errors between t h e  i n t e r n a l  and ex te rna l  p a t t e r n s  
The 
B i t  c lock  i s  provided t o  t h e  
are provided t o  t h e  d i g i t a l  read-out and t h e  b i t  error output .  
The p a t t e r n  output  of t h e  DQM is  t h e  pseudo-random p a t t e r n  when the u n i t  i s  op- 
e r a t i n g  i n  any of t h e  test  modes. 
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T‘r”’i EM APPLICATION 
I t  i s  planned to  u s e  a to ta l  of f i f t y - e i g h t  DQM’s i n  t h e  NASCOM Network a t  Switching 
centers ,  HF rad io /wi re l ine  regenera t ion  s t a t i o n s  and MSFN. A t  t h e  present  t i m e  i t  i s  
not poss ib le  t o  use  t h e  DQM i n  t h e  STADAN and DSN because some of t h e  d a t a  formats of t h e s e  
networks are arranged such t h a t  i t  i s  impossible  f o r  t h e  DQM t o  lock on any por t ion  of 
’ h e  d a t a  stream and they do not  use the 24 b i t  header previously mentioned. 
I n  t h e  MSFN t h e  DQM has proven t o  be extremely use fu l  i n  i s o l a t i n g  system t roub les  
during network s imulat ions and checks. Simulations are t e s t i n g  programs where a l l  p a r t s  
of t h e  ground network are exercized using simulated d a t a  f o r  t h e  purpose of proving i t s  
c a p a b i l i t y  of support ing a mission p r i o r  t o  t h e  mission. Ce r t a in ly ,  t h e  t a s k  of i n t e -  
g r a t i n g  severa l  computer systems spread a l l  around t h e  world i s  a very complex problem. 
The DQM a i d s  i n  s impl i fy ing  t h i s  problem by segmenting t h e  system i n t o  d i s c r e t e  subsystems, 
The following example w i l l  he lp  t o  c l a r i f y  t h i s  point .  
Assume t h a t  t racking  and te lemetry data are t o  be t ransmi t ted  from t h e  MSFN s i t e  at  
Carnarvon t o  t h e  real-time computers a t  Houston, Texas. T h i s  system i s  made up of t h e  
t racking  and te lemetry computers at Carnarvon, t h e  2400 b i t  per second high speed 
d a t a  communication t ransmission subsystem with d a t a  regenera t ion  a t  Canberra and Honolulu 
switching c e n t e r s ,  main switching computer a t  GSFC, a 40.8 k i l o b i t  per second wideband 
tra2smission subsystem and t h e  computers at  t h e  Mission Control Center a t  Houston. 
F i r s t ,  consider  t h e  sequence of events  when t h e r e  i s  no DQM i n  t h e  system and bad 
,data i s  being received a t  Houston. The c o n t r o l l e r  a t  Houston informs t h e  c o n t r o l l e r  a t  
i h e  main switching computer at GSFC of t h e  d i f f i c u l t y .  
at GSFC cheeks some l i g h t s  on t h e  computer d i sp l ay  which i n d i c a t e  to  him t h a t  t h e  d a t a  
input  and output  i s  s a t i s f a c t o r y ;  so t h e  d i f f i c u l t y  i s  passed on t o  t h e  communication 
The switching computer controller 
c o n t r o l l e r  at  GSFC who l i s t e n s  t o  t h e  audio tones on t h e  c i r c u i t  and observes on t h e  
osc i l loscope  t h a t  t h e r e  i s  something present  t h a t  l o o k s - l i k e  da ta ,  A similar check of 
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t h e  audio and d i g i t a l  s i d e  of t h e  c i r c u i t  by t h e  communication c o n t r o l l e r s  a t  t h e  Honolulu 
a7.d Can.berra switching cen te r s  is then performed. I f  t h e r e  i s  no ind ica t ion  of d i f f i c u l t y  
thus far, i t  i s  passed on t o  t h e  computer c o n t r o l l e r  a t  Carnarvon. 
Of course t h e  source or sources  of d i f f i c u l t y  could l i e  i n  t h e  hardware o r  sof tware 
,of t h e  computers at arnarvon; t h e  d a t a  sets a t  Carnarvon, Canberra, Honolulu, Goddard o r  
Houston; t h e  voice /da ta  c i r c u i t  segments; t h e  hardware or sof tware of t h e  main switching 
computer at GSFC; t h e  wideband chantlel and i n  t h e  hardware or software of t h e  computers 
at Houston. Note how t h e  DQM a i d s  i n  i s -  
o l a t i n g  t h e  d i € f i c u l t y  t o  a subsystem by i t s  c a p a b i l i t y  of locking on t h e  twenty-four 
b i t  frame synchronization word. 
Where does one begin to  f i n d  t h e  d i f f i c u l t y ?  
I f  the  computer at  Houston is  unable t o  input  d a t a ,  but t h e  DQM a t  t h e  GSFC technica l  
cont ro l  f a c i l i t y  i s  a b l e  t o  lock on t h e  da t a ,  t h i s  po in t s  t o  t h e  hardware o r  software of 
t h e  Houston computer or t h e  switching computer a t  GSFC o r  t h e  wideband d a t a  transmission 
subsystem between Goddard and Houston as t h e  most l i k e l y  source of d i f f i c u l t y .  However, 
i f  t h e  DQM i s  not a b l e  t o  lock on t h e  d a t a  o r  e x h i b i t s  a high error rate,  while t h e  D Q M s s  
a t  Honolulu, Canberra, o r  Carnarvon lock i n  on t h e  d a t a ,  t h i s  po in ts  t o  a s p e c i f i c  seg- 
ment of t he  high speed d a t a  c i r c u i t  as t h e  source of d i f f i c u l t y .  
Carnarvon cannot lock i n  on t h e  da t a ,  i t  po in t s  t o  t h e  hardware of sof tware of t h e  com- 
puter  a t  Carnarvon as the  m o s t  l i k e l y  source of d i f f i c u l t y .  Of course t h i s  could also 
I f  t h e  DQM a t  t h e  
i n d i c a t e  the  p o s s i b i l i t y  of an inco r rec t  system conf igura t ion  such as a t racking  da ta  
c i r c u i t  mixed up with t h e  te lemetry c i r c u i t .  
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Not only has  t h e  DQM been u s e f u l  i n  a id ing  i n  t h e  i n t e r f a c i q g  of subsyscems but w i t h i 2  
A t  t*he NASCOM Network it has  been va luable  a t  t h e  HF rad fo lwi re l lne  regenera t ion  s t a t i o n s .  
these  s t a t i o n s  t h e r e  i s  an HF modulator-demodulator (modem) designed s p e c i f i c a l l y  f o r  t r a n s -  
mission of high speed da ta  over HF rad io .  This  modem is  operated back t o  back ~n t h e  
digital s i d e  wi th  a w i r e l i n e  da t a  set designed s p e c i f i c a l l y  for transml.ss3.on of h igh  speed 
d a t a  3ver voice lda ta  q u a l i t y  w i r e l i n e  c i r c u i t s .  
In  t h e  t e s t i n g  of t hese  HF rad io  c i rcui ts  wi th  t h e  2047 b i t  pseuda-,random p a t t e r n  t h e  
DQM has been used a t  t h e  regenera t ion  s t a t i o n s  as a means of observing t h e  frequency and 
t h e  magnitude of t h e  e r ro r  b u r s t s .  By connecting a counter t o  the  DQM t h e  er~~"8rs can b e  
t :>taled a t  t h e  same t i m e  t h e  e r r o r  b u r s t s  a r e  being observed so a s  t o  provide an o v e r a l l  
average b i t  e r r o r  r a t e .  By analyzing t h e  e r r o r  d i s t r i b u t i o n  of HF r ad io  e i . rcu i t s  i n  this 
manner t h e  e f f i c i e n c y  of  t r ansmi t t i ng  blocks of da t a  can be determined. 
When t h e  regenera t ion  s t a t i o n s  begin pass ing  ope ra t iona l  da ta  t h e  DQM will. a f fo rd  the 
opera to r s  a t  t h e  s t a t i o n s  t h e  c a p a b i l i t y  of  monitoring t h e  q u a l i t y  of 
being provided by monitoring t h e  q u a l i t y  of t h e  frame synchron1.zati.m 
As opera tors  and engineers  become f a m i l i a r  w i th  t h e  c a p a b i l i t y  of t h e  
t h e  dat.a s e r v i c e  
word of t h e  d a t a ,  
DQMs more and mDre - 
ways of using it w i l l  become evident .  
study is an engineering a n a l y s i s  of t h e  block e r r o r  r a t e  of t h e  NASCOM circuits. 
Present ly  t h e  performance of the  high speed da ta  c i r c u i t s  a r e  eval.uated i n  terms of average 
b i t  e r r o r ;  whereas t h e  f l i g h t  c o n t r o l l e r s  a r e  p r imar i ly  concerned about t h e  block e r r o r  
ra te  and t h e  d i s t r i b u t i o n  of blocks i n  e r r o r .  
Pate  performance it is  hoped t h a t  the determinat ion a s  t o  which c.ircu-Lts a r e  usable  w i l l  
be more meaningful. 
One such a p p l i c a t i o n  which is  p resen t ly  under 
A. 
By using t h e  DQM t o  provide block e r r o r  
Another a p p l i c a t i o n  in which t h e  DQM w i l l  probably prove u s e f u l  is i n  an engineer ing 
st.udy of b i t  e r r o r  d i s t r i b u t i o n  on NASCOM circuits. 
t3 der ive  an optimum block length f o r  maxirnum e f f i c i e n c y  of high speed da ta  t ransmiss ioeo  




The DQM has  m e t  a l l  t h e  o r i g i n a l  des ign  requirements. It has proved e f f e c t i v e  i n  
monitoring t h e  performance of ope ra t iona l  high speed da ta  c i r c u i t s  and use fu l  i n  i s o l a t i n g  
da ta  c i r c u i t  segments t h a t  have become degraded. I s o l a t i n g  these  degraded c i r c u i t  segments 
and rep lac ing  them wi th  o t h e r  a v a i l a b l e  circuit  segments a s su res  maximum a v a i l a b i l i t y  of 
the  high speed da ta  p o r t i o n  of t h e  NASCOM Network. 
The DQM is NASCOMts i n i t i a l  e f f o r t  i n  providing equipment f o r  monitoring t h e  per-  
formance of da t a  c i r c u i t s  wh i l e  pass ing  ope ra t iona l  data .  Fur ther  engineering e f f o r t  i s  
underway t o  provide o t h e r  means of monitoring t h e  q u a l i t y  of  l i v e  2400 b i t  p e r  smorad 
d i g i t a l  da ta  t r a f f i c .  
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